UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 3,996,457

DATED

Dec. 7, 1976

INVENTOR(S): Edwin Z. Gabriel

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below.

Sheet 1 of Drawings, FIG. 1, top three computing modules, A,

A, M, prime each input terminal designation 1, 2, 3.

Sheet 6. FIG. 13. FET-OP AMP INTEGRATED CIRCUITS, underline each numbered terminal 2,3,6. also for MULTIPLIER, underline each numbered terminal 1.6.4.

Sheet 13. FIG. 32B. identify output of multiplier 157 by the symbol e (t).

Column 10, line 62, delete "operation" and substitute -- operational --.

Column 24. claim 3. delete "On" and substitute -- In combination with a computer structure in accordance with claim 2, on --. Column 23, claim 2, lines 44, 45, delete "external to and associated with each computing module with circuit components.

line 42, after "components" add --, to form summing amplifier and integration computing circuits, --.

line 47, after "panel" insert --external to and associated with each computing module, --.

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 3,996,457

DATED : Dec. 7, 1976

INVENTOR(S) : Edwin 2. Gabriel

It is certified that error appears in the above—identified patent and that said Letters Patent are hereby corrected as shown below:

Column 23, claim 2, line 55, after "responsive" insert --indicating--.

line 58, after "converting" insert -- said ---

line 59. after "into" insert -- said ---

Signed and Sealed this

Twenty-sixth Day of April 1977

[SEAL]

Attest:

RUTH C. MASON
Attesting Officer

C. MARSHALL DANN
Commissioner of Patents and Trademarks